

Curriculum Vitae

| | |
|--------------------------------|--|
| 1. Personal Information | |
| Name | BASIM YOUSEF ALSHARE' |
| Nationality | jordanian |
| Contact Information | b@mutah.edu.jo |

| | | | | |
|-----------------------------------|--|-------------|----------------|----------------------|
| 2. Academic Qualifications | | | | |
| | University | Year | Country | Major |
| B.A | Jordn university of science and technology | 2002 | Jordan | Computer Engineering |
| M.A | Jordn university of science and technology | 2007 | Jordan | Computer Engineering |
| Ph.D | | | | |

| | |
|---|--|
| 3. Research and Teaching Interests | |
| Research in computer architecture and in VLSI transistor level circuit design. | |
| Teaching interests in computer architecture and digital logic design and in different computer hardware and software related courses | |
| I am interested also on the network field courses and on the network and computer security. | |
| I am interested in electronics and digital electronics courses. | |

| | |
|-----------------------|--|
| 4. Publication | |
| A. Books | |
| | |
| | |
| | |
| | |
| | |

| | | | | |
|--|--|--------------------|--|----------------|
| B. Articles | | | | |
| Title | | تاريخ النشر | المجلة | العنوان |
| Delay and Performance Estimation for a 4-bit Even Parity Bit Generator Using the Logical Effort Model. | | August 2015 | International Review on Computer and Software (RECOS) | Italy |
| 5. Patents | | | | |
| | | | | |
| | | | | |